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Full Binary Combination Schema for Floating
Voltage Source Multilevel Inverters
Xiaomin Kou, Student Member, IEEE, Keith A. Corzine, Member, IEEE, and
Yakov L. Familiant, Student Member, IEEE
Abstract—This paper presents schema of operation for floating
voltage source multilevel inverters. The primary advantage of the
proposed schema is that the number of voltage levels (and thus
power quality) can be increased for a given number of semicon-
ductor devices when compared to the conventional “flying capac-
itor” topology. However, the new schema requires fixed floating
sources instead of capacitors and therefore is more suitable for bat-
tery power applications such as electric vehicles, flexible ac trans-
mission systems and submarine propulsion. Alternatively trans-
former/rectifier circuits may be used to supply the floating sources
in a similar way to cascaded H-bridge inverters. Computer simula-
tion results are presented for 4-level, 8-level, and 16-level inverter
topologies. A 4-level laboratory test verifies the proposed method.
Index Terms—Flying capacitor, multilevel inverters, pulse-width
modulation, voltage-source.
I. INTRODUCTION
POWER electronic dc/ac inverters are widely used in motorcontrol systems. The harmonics generated on the ac side
greatly influence the power quality of the control system. The
multilevel inverter [1]–[20] improves the ac power quality
by performing the power conversion in small voltage steps
leading to lower harmonics. For this reason, researchers have
done considerable work on multilevel inverters in recent years.
The floating voltage source multilevel inverter topology, also
known as the flying capacitor inverter [7]–[16], is one of the
typical methods for reducing the harmonics by increasing the
inverter levels. A new method, full binary combination scheme
(FBCS), based on the floating source topology is described
herein. With the same amount of power switches, FBCS can
utilize all the possible switch combinations and generate a
higher number of levels compared to the conventional floating
source method.
II. THE CONVENTIONAL FS MULTILEVEL INVERTER
A. A. The Two-Cell FS Inverter Topology
The conventional floating source (FS) topology for a
three-level inverter is shown in Fig. 1. In this topology, two
voltage sources and four power switches (IGBTs) are used
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Fig. 1. Two-cell FS topology.
TABLE I
TRADITIONAL TWO-CELL INVERTER
for each phase. This topology can also be called the two-cell
FS topology, where each cell includes one voltage source
and two complementary switches. The dc voltage ratio of
the conventional two-cell inverter [7] is : . If
, the relationship between the switching states and
the line-to-ground voltage can be shown in Table I, where
represents phase , phase or phase . From Table I it can be
seen that the switches have four possible combinations while
the line-to-ground voltage generated on ac side has only three
possible values.
B. The Three-Cell FS Inverter Topology
Using the topology shown in Fig. 2, a four-level inverter can
be realized, if the dc voltage ratio of the traditional three-cell
inverter is . Assuming ,
the relationship between the switching states and the line-to-
ground voltage is shown in Table II. Here, it can be seen that the
three switches of each phase have possible combinations
while the line-to-ground voltage generated on the ac side
only has four possible values. This indicates an underutilization
of switching states.
0885-8993/02$17.00 © 2002 IEEE
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Fig. 2. Three-cell FS topology.
TABLE II
CONVENTIONAL THREE-CELL INVERTER
C. The -Cell FS Inverter Topology
Conventional FS inverters with other cell numbers can be
studied when dc voltage sources are set to
(1)
where is the number of cells. The results are summarized in
Table III where
number of switches;
number of switch combinations;
number of voltage levels.
Table III shows that each cell added increases inverter voltage
levels by one. It can be seen that the conventional FS topology
only uses part of the switching combinations, and
switching combinations are not utilized (Fig. 3). Fig. 4 shows
that with increasing , the unused switching combinations in-
crease dramatically.
TABLE III
SUMMARY OF CONVENTIONAL FS TOPOLOGY (nc > 1)
Fig. 3. Unused switch combinations in conventional FS inverter.
Fig. 4. Four-cell inverter topology.
III. FULL BINARY COMBINATION SCHEMA (FBCS)
A. A 4-Level Design for the Two-Cell Inverter
From Table I and Fig. 1, it can be seen that the circuit gen-
erates the same line-to-ground voltage for the “01” and “10”
switching combinations. If a new design can refer “01” or “10”
switching states to different voltages, a four-level inverter will
result instead of a 3-level inverter. Table IV shows the results of
a new design for a two-cell inverter by using the same topology





shown in Fig. 1. Here the ratio is changed from 1 : 2 to
1 : 3. From Table IV it can be seen that if a suitable ratio of
and is chosen, all four switching combinations can be uti-
lized, and a 4-level inverter can be created by using the same
topology as Fig. 1.
B. An 8-Level Design for the Three-Cell Inverter
Table V shows the results of an 8-level inverter design using
the same topology as Fig. 2. The voltage ratio
is changed from 1 : 2 : 3 to 1 : 3 : 7. The relationship between
switching states and is shown on Table V. From Table V
it can be seen that if a suitable ratio of is chosen, all
the eight switching combinations can be utilized and an 8-level
inverter can be created by using the same topology as Fig. 2.
C. General Representation for FBCS
The previous sections have presented examples of how the
switching states may be maximized in a floating source inverter.
The crux of this method relies on the selection of an appropriate
ratio for the dc voltages. This section presents two methods to
choose the dc voltages for setting the voltage ratios. The
first method, referred to as full binary combination schema 1
(FBCS1), is to set the dc voltage ratio as
(2)
On the ac side, the inverter can always generate levels
of line-to-ground voltage, which also equals the entire binary
number combinations of the switches. The second method, re-
ferred to as full binary combination schema 2 (FBCS2), is to set
dc voltage ratio as
(3)
FBCS 1 and FBCS 2 are two efficient ways to cover the max-
imum binary combinations of the switches. However, there are
still some other possibilities on choosing to cover all the bi-
nary combinations. The term AFBCS (Additional Full Binary
Combination Schema) is used to represent the other methods
for setting dc voltage ratios to obtain the maximum binary com-
binations of the switches.
D. A Four-Cell FBCS Design
Consider the design of a four-cell FBCS multilevel inverter.
In this case, , . From FBCS 1, the
dc voltages for each phase can be set to
(4)
From FBCS 2, the dc voltages for each phase can be set to
(5)
As an AFBCS example, a 4-cell, 16-level inverter can also be
generated by setting the dc voltage ratio as
(6)
Table VI shows the relationship between the switching states
and the line-to-ground voltage by applying the basic circuit laws
and FBCS. It can be seen that FBCS 1, FBCS 2 and the AFBCS
example all result in 16 different line-to-ground values, which
also means that by applying FBCS, it is possible to generate a
four-cell, sixteen-level inverter. The conventional four-cell FS
topology design, compared to FBCS, merely yields a five-level
inverter. Fig. 4 shows a three-phase version of the 16-level in-
verter topology.
IV. COMPARISON BETWEEN CONVENTIONAL N-CELL FS
METHOD AND FBCS
A. Voltage Levels
The previous sections have demonstrated that FBCS utilizes
the full switch combinations to yield 2 voltage levels. The con-
ventional method uses a dc voltage ratio that results in
voltage levels.
B. Semiconductor Voltages
In designing multilevel inverters, it is convenient to choose
all the switches of the same rated voltage. For the conventional
FS schema, the blocking voltage of each IGBT is distributed
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TABLE VI
FOUR-CELL 16-LEVEL INVERTER APPLYING FBCSa
TABLE VII
THE BLOCKING VOLTAGES OF TWO-CELL INVERTERS
evenly; while in FBCS, the blocking voltage of IGBTs are dif-
ferent. For instance, in the design of a two-cell multilevel in-
verter as shown in Fig. 1, the blocking voltages for and
will be different for FBCS as shown in Table VII. From the av-
erage cost point of view, there is no difference between the two
designs. However, regarding convenience, all switches will be
designed to have the same rated voltage, which means that the
rated voltage will be chosen as 2 /3 instead of /2 when ap-
plying FBCS. Fortunately, the modulation will result in a desir-
able split of voltage and frequency when FBCS is applied. In
particular, devices in the two-cell inverter with a range of 2 /3
will switch at a lower frequency than the devices rated at /3.
This makes it possible to mix devices such as IGCTs and IGBTs
[2]–[4], [9].
C. Floating Source Currents
The conventional FS method can take advantage of the redun-
dancy to force the average dc source currents to be zero. This
allows capacitors to be used for the voltage sources. Since the
line-to-ground voltage redundancy does not exist in the FBCS
methods, positive or negative dc source current results. Fig. 5
shows the simulated dc source current for the two-cell inverter.
Fig. 5. Two-cell FBCS inverter simulation results.
As can be seen, FBCS1 results in negative average current (into
the source as shown in Fig. 1) and FBCS2 results in positive
average current. For two-cell inverter operation, FBCS2 is pre-
ferred so that the power flow will be out of the dc sources (bat-
teries or transformer/rectifier circuits).
V. DC VOLTAGE RATIO ISSUE FOR OTHER MULTI-LEVEL
INVERTER TOPOLOGIES
Fig. 6 shows one phase of the cascaded H-bridge multilevel
inverter topology. As can be seen, the inverter phase consists of
a number of series cells. Each cell has four power transistors
and one isolated voltage source. This structure is popular for
medium voltage drives due to its modularity and the fact that the
power transistors need only block a fraction of the total voltage.
Recent research on this inverter has included a valuable method
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Fig. 6. H-bridge multilevel inverter topology.
of obtaining more voltage levels per member of semiconductor
switches [2]–[4]. In particular, it has been shown that if the dc
voltage ratio is set according to
(7)
then a total number of
(8)
voltage levels may be obtained. If this is compared to the number
of levels obtainable by applying FBCS to the floating source in-
verter, it can be seen that the cascaded H-bridge inverter pro-
duces roughly twice as many voltage levels. However, the cas-
caded H-bridge inverter also requires twice as many transistors
per cell so that the ratio of number of levels to number of tran-
sistors is nearly the same. This is especially true for inverters
with a high number of cells. Other comparisons between these
topologies may be found in the literature [5], [6].
VI. COMPUTER SIMULATION RESULTS
A computer simulation with a three-phase – load has been
created to verify the FBCS method. Several methods [17]–[20]
are available to trigger the power switches for controlling the
voltage levels generated on the ac side of inverters. In this simu-
lation, the multilevel sine-triangle modulation method [18], [19]
is adopted. For a -level inverter system, the duty cycle of phase
with the third harmonics injection can be expressed as
(9)
where is the angle position and is the modulation index.
Triangle waveforms can then be used to generate the switching
level states after comparing with the . Fig. 7 shows the
duty cycle, triangle waveforms, and resulting comparison for the
4-level inverter. Once the switching level states are generated,
one can simply match them to the related switching actions.
For instance, by following the above procedure, the switching
level states for a 2-cell FBCS2 inverter can range from 0 to
Fig. 7. Four-level sine-triangle modulation technique.
TABLE VIII
TWO-CELL FBCS 2 INVERTER (v : v = 2 : 3)
3. Table VIII shows the matching relationship between and
transistor signals. Fig. 8 shows the computer simulation results
of the line-to-ground voltage and the line-to-neutral voltage for
4-level, 8-level, and 16-level inverters. The simulations included
detailed switching of each cell and demonstrated the operation
of FBCS.
VII. LABORATORY VALIDATION
A two-cell 4-level FS inverter was constructed in the labo-
ratory. A 3.7 kW induction motor [9] was used as a load. The
inverter modulation was accomplished using multilevel sine-tri-
angle modulation with a switching frequency of 10 kHz and
a modulation index of 1.13. The commanded fundamental fre-
quency was 60 Hz. The first study involved using batteries for
the floating sources in order to demonstrate the negative and
positive source currents for FBCS1 and FBCS2, respectively.
In this setup, a battery voltage of V was used. Since
the voltage for the battery studies was considerably less than
the rated motor voltage, the rotor was blocked and it acted as
an – load. Fig. 9 shows the laboratory measurements for
FBCS1 where V. Therein, the upper transistor voltages,
dc source current, line-to-ground voltage, line-to-line voltage,
and line current for the -phase are shown. As can be seen, the
transistors with a high blocking voltage have a low switching
frequency and visa versa. This is a common feature that results
in maximally distended converters [9] and is desirable since it
matches the market reality where higher voltage power switches
are lower-rated in switching frequency. The dc source current
is negative on average as expected from the simulation results.
The voltage and currents exhibit typical 4-level inverter per-
formance. Since the dc voltage is low for this study, the ef-
fect of semiconductor drops can be seen in the line-to-ground
voltage. Fig. 10 shows the laboratory results for FBSC2 where
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Fig. 8. FBCS simulations.
the dc voltage has been set to V in accordance with
(3). In this case, the dc source current has a positive average
value. In the next study, transformer/rectifier sources were used
to supply V in each phase. The dc link voltage was
set to V in accordance with FBCS2 so that the rec-
tifier currents will be positive on average. These voltage levels
were chosen since they correspond to rated voltage on the motor.
The motor was operated at rated load. Fig. 11 shows the labora-
tory measurements. It can be seen that, in this study, the semi-
conductor voltage drops are negligible. The low-frequency har-
monics in the current waveform are due to induction motor sat-
uration.
VIII. CONCLUSION
This paper has presented new full binary combination schema
for floating source multilevel inverters. The new schema pro-
Fig. 9. Test results using FBCS 1 (using battery sources).
Fig. 10. Test results using FBCS 2 (using battery sources).
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Fig. 11. Test results using FBCS 2 (using rectifier sources).
vides an efficient method for constructing multilevel dc/ac in-
verters. Comparing this with the conventional FS multilevel in-
verters, the proposed schema use less power electronic switches
while yielding a higher number of voltage levels. The proposed
method has been analyzed in terms of voltage levels, device
voltage stresses and floating source currents. Computer simu-
lation and laboratory measurements have been presented.
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